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ABSTRACT
Storage-class memory (SCM) combines the benefits of a solid-state
memory, such as high-performance and robustness, with the archival
capabilities and low cost of conventional hard-disk magnetic stor-
age. Among candidate solid-state nonvolatile memory technologies
that could potentially be used to construct SCM, flash memory is a
well-established technology and have been widely used in commer-
cially available SCM incarnations. Flash-based SCM enables much
better tradeoffs between performance, space and power than disk-
based systems. However, write endurance is a significant challenge
for a flash-based SCM (each act of writing a bit may slightly dam-
age a cell, so one flash cell can be written 104–105 times, depending
on the flash technology, before it becomes unusable). This is a well-
documented problem and has received a lot of attention by man-
ufactures that are using some combination of write reduction and
wear-leveling techniques for achieving longer lifetime. In an effort
to improve flash lifetime, first, by quantifying data longevity in an
SCM, we show that a majority of the data stored in a solid-state
SCM do not require long retention times provided by flash memory
(i.e., up to 10 years in modern devices); second, by exploiting reten-
tion time relaxation, we propose a novel mechanism, called Dense-
SLC (D-SLC), which enables us perform multiple writes into a cell
during each erase cycle for lifetime extension; and finally, we dis-
cuss the required changes in the flash management software (FTL)
in order to use this characteristic for extending the lifetime of the
solid-state part of an SCM. Using an extensive simulation-based
analysis of a flash-based SCM, we demonstrate that D-SLC is able
to significantly improve device lifetime (between 5.1× and 8.6×)
with no performance overhead and also very small changes at the
FTL software.
1 INTRODUCTION
During the last decade, the CPUs have become power constrained,
and scaling of the logic devices no longer results in substantial per-
formance improvement of computers. Therefore, it is imperative to
consider developing additional ways for performance improvement.
For instance, one might target the memory wall problem and con-
sider how to achieve higher overall performance by changing the
memory-storage hierarchy. Looking at the conventional memory-
storage hierarchy, we observe that there is large performance-cost
gap between DRAM (located near processor) [21, 22, 25, 38] and
HDD [11, 16], and this gap has become larger with the recent tech-
nology advances. Bridging this gap has the potential to boost sys-
tem performance in all kinds of computing systems. This is possible
with a high-performance, high-density and low-cost non-volatile
memory (NVM) technology whose access time (as well as its cost-
per-bit) falls between DRAM and HDD, and is called Storage Class
Memory (SCM) [4, 10]. Despite the recent advances in NVM tech-
nologies (such as Phase Change Memory [35] andMagnetic RAM [39]),
it is quite unlikely to exploit them in SCM in any near future (be-
cause of their high fabrication costs). Instead, this paper assumes
a NAND flash-based SCM which has been widely used in various
kinds of commercial systems ranging from laptops and desktops to
enterprise computers.
Flash memory stores binary data in the form of a charge, i.e., the
amount of electrons it holds. There are two types of popular flash
memories: Single-Level Cell (SLC) and Multi-Level Cell (MLC).
An SLC flash cell has two voltage states used for storing one-bit
information, while an MLC flash cell has more than two states and
stores 2 or more bit data at each time. SLC is fast and has a long
lifetime, but MLC trades off these metrics for higher density. In
order to have the benefits of both the technologies in the same sys-
tem, a flash-based SCM typically has a hierarchal internal structure:
there is a SLC Solid State Drive (SSD) [2, 9, 13, 20] with tens of gi-
gabytes capacity at the upper level, and an MLC SSD with terabyte
capacity at the lower level. Write endurance is a significant chal-
lenge for the SLC SSD in this setup. The reason is that the SLC
SSD services a great portion of the incoming traffic which poses
high write pressure on it (flash memory suffers from low cell en-
durance, i.e., each cell can tolerate 104–105 program/erase cycles).
In this paper, we target the lifetime problem of SLC SSD in an
SCM and discuss the opportunity for improving it by relaxing the
retention time of the flash, i.e., the period of time that a flash cell
can correctly hold the stored data. The flash devices traditionally
have long retention times and are expected to retain data for one
or more years. Although this long-term non-volatility is a must for
many flash memory applications, there are also some cases where
the stored data does not require it. For example, within a memory-
storage hierarchy, we expect the SLC SSD to handle the I/O re-
quests with short-term longevity, while the I/O requests with long-
term longevity are normally handled by the underlying MLC SSD
or HDD. Our characterization study in this work confirms this be-
havior – we measure the longevity of written data into an SLC SSD
for a wide range of enterprise (and OLTP) workloads taken from
the MSR Cambridge I/O suite [32]. We observe that a majority of
written data into the SCM for all evaluated workloads exhibits very
short longevity. In fact, more than 90% of written data in these
workloads have a longevity of up to 10 hours (it is less than 3 min-
utes for some applications and less than 10 hours for some others).
The retention time relaxation for flashmemory is previously stud-
ied by some works [26, 33]. They have shown that, by controlling
the write process in flash device, it is possible to reduce its reten-
tion time (more details on the theory behind this property are given
in Section 3.2). The prior work mostly use this property for per-
formance improvement of the flash by reducing its write execution
time. In this paper, however, we use the retention time relaxation of
flash to enhance its lifetime. The main idea is that, by relaxing the
retention time of an SLC device, we can have more than two states
in a cell. At each given time, similar to the baseline SLC, we use
every two states to write one bit information. In this way, a device
stores multiple bits (one bit at each time) before it needs an erase, in-
creasing the number writes to cell during one erase cycle, or simply
increasing the PWE1 of the device beyond the conventional SLC
flash (i.e., one). Increasing PWE of a device directly translates into
lifetime improvement.
Our proposed flashmemory design is called Dense-SLC (D-SLC)
and its implementation needs two minor changes at FTL. First, the
block-level allocation algorithm in FTL should be modified to en-
able having blocks with different retention times and use them for
storing data values of different longevities. Our proposed block-
level allocation algorithm does not require any specific mechanism
for retention time estimation. Instead it uses a simple and yet ef-
fective page migration scheme that imposes negligible lifetime and
bandwidth overhead. Second, the garbage collection algorithm, which
is needed for the flash management, is modified to ease the system-
level implementation of writing multiple bits in one erase cycle.
These modifications are simple to implement in an FTL and need
two-bit metadata information per one block. Using a detailed im-
plementation of D-SLC flash memory in DiskSim simulator [1, 3],
we evaluate its lifetime and performance efficiency for a large work-
load set. Our experimental evaluation confirms that a typical imple-
mentation of D-SLC is able to improve SLC SSD’s lifetime by up to
8.6× (6.8×, on average) with no degradation in the overall system
performance.
2 PRELIMINARIES
2.1 SSD and Flash Memory
Figure 1 illustrates the internal architecture of an SSDwhich is com-
posed of three components: 1) Host Interface communicates with
the host system, queues the incoming requests, and schedules them
for services; 2) The SSD controller is responsible for processing I/O
requests and managing SSD resources by executing Flash Transla-
tion Layer (FTL) software; 3) A set of NAND flash memory chips
as the storage medium, which are connected to the controller via
multiple buses.
NAND flash chip: A flash memory has thousands of blocks and
each block has hundreds of pages. Each page is a row of NAND
flash cells. Binary values of a cell is represented by its charge
holding property. Flash memory has three main operations: read,
1We use the term “page writes per erase cycle” (PWE) as the maximum number of
logical pages stored in one physical page during one P/E cycle.
program (write), and erase. Page is the unit of a read or a write op-
eration, and reprogramming a cell needs to be preceded by an erase.
Erase is performed at unit of a block. Due to the need for erase-
before-write operation and high latency of an erase, flash memory
usually employs an out-of-place update policy, i.e., when updating
a data, the page containing the old data is marked as invalid, and
the new data is written to an arbitrary clean page. The new page is
marked as valid.
FTL: The FTL implements some important functionalities for
flash memory management. We go over two main FTL’s function-
alities in below.
• Address mapping: On receiving an I/O request, FTL segments
it into multiple pages and maps each page onto flash chips sepa-
rately. Address mapping for a write request is a two-step process.
First, a chip-level allocation strategy [19] determines which chip
each page should be mapped to. Then, the page is mapped to one
of the blocks and a page inside it (block allocation). For each
chip, FTL always keeps one clean block as the active block for
new page writes. Within an active block, clean pages are used
to program data in a sequential order. Once the clean pages run
out in the active block, a new active block is assigned. Finally,
the mapping information of each page (i.e., chip number, block
number in the chip, and page index in the block) is stored in a
mapping tablewhich is kept by FTL. On receiving a read request,
the FTL looks up the mapping table for finding its physical page
location.
• Garbage collection (GC): When the number of free pages falls
below a specific threshold, the FTL triggers a GC procedure to
reclaim the invalid pages and make some pages clean. When a
GC is invoked, the target blocks are selected, their valid pages are
moved (written) to other places, and finally the blocks are erased.
Due to the page migrations and erase operation, a GC generally
takes a long time and consumes significant SSD bandwidth [14,
15, 24].
2.2 SLC-based SSD
Flash memory conventionally stores one-bit information in each
cell (Single-Level Cell or SLC). However, during the last few years,
manufactures leverage the ability to store multiple bits in a single
cell – cells in recent products can store 3 bits (called Triple-Level
Cell or TLC) before which 2-bit cell (Multiple-Level Cell or MLC)
was the norm. The multi-bit capability of a cell is provided by en-
abling multiple voltage states in it – MLC has four different volt-
age states, whereas TLC has eight different voltage states (some-
times called voltage levels). Despite of their low cost per bit, the
TLC/MLC flash memories have higher access latencies and lower
endurance than the SLCs[34].
In order to have the benefits of both technologies in the same
system, current SCM designs usually rely on a two-level and hy-
brid flash-based hierarchy. At upper level, there is a small and fast
SLC flash-based SSD (with tens of gigabyte capacity), and a dense
MLC flash-based SSD (with few terabyte capacity) is used at lower
level. In such an architecture, the SLC-based SSD is responsible for
servicing most of the I/O traffic and hence its lifetime is very crucial
(because of writes). In this work, we focus on enhancing lifetime
of the SLC SSD in SCM. However, the studied characterization and
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Figure 1: The internal architecture of an SSD with SLC NAND flash chips.
our proposed optimization mechanism is general and can be applied
to MLC/TLC SSDs. This is left as the future work.
2.3 SLC Flash Memory
Data in a flash cell is stored in the form of a threshold voltage (Vth),
i.e., the amount of electrons captured in the cell represents different
states. The threshold voltage is formed within a fixed-sized voltage
window, bounded by a minimum voltage (Vmin) and a maximum
voltage (Vmax). For instance, in SLC the entire voltage window is
divided into two non-overlapping ranges (two voltage states S1 and
S2), separated by one reference voltage (Vre f ), as shown in Figure 1.
Write operation: When the written data is “1”, no action is
needed as the cell is initially in the no-charging state or erase state
(i.e., State S1 in Figure 1). On writing “0”, the flash memory em-
ploys a specific scheme called Incremental Step Pulse Program-
ming (ISPP) [37]. As shown in Figures 2a and 2b, the ISPP ap-
plies a sequence of voltage pulses with a fixed duration (Tpulse) and
staircase-up amplitude (VISPP) to the cell, in order to form the de-
sired threshold voltage (Vtarget ). After triggering each pulse, the
cell state is verified to check if the programmed threshold voltage
reaches Vtarget . This process is repeated until the desired voltage is
reached. The program time (TPROG) is a proportional to the number
of ISPP loops, that is inversely proportional to VISPP, and can be
expressed as follows [17]:
TPROG ∝
Vtaregt −Vstart
VISPP
Under a fixed VISPP, the higher the target voltage (Vtarget ) is, the
longer the program time is.
Read operation: Reading a SLC flash is realized by applying a
reference voltage (Vre f ) and inferring the threshold voltage (Vth). If
the threshold voltage is larger than the reference voltage (Vth≤Vre f ),
the cell state is S1 and its value is “1”; otherwise, the cell state is S2
and its value is “0”. As the flash read time is a proportional to the
number of voltage sensing/comparisons, reading from SLC is very
fast since it needs only one sensing/comparison.
Errors in SLC flash: Right after a cell is programmed as “0”,
the threshold voltage is around the target voltage (Vtarget). However,
as time goes by, due to the charge loss, the threshold voltage in the
cell drifts and it will finally overlap with the neighboring voltage
state. As a result, the cell data is interpreted as “1” when it is read.
We call this data corruption retention error [7, 8, 29], which is illus-
trated in Figure 2c. In this error model, the lower tail of the state S2
overlaps the part of the state S1 after a specific elapse time, called
retention time. In order to avoid fast data corruption and provide
years of retention time in current flash products, the reference volt-
age is conservatively calibrated to be far from the erase state. This
is shown in Figure 2c.
As a flash block experiences more and more erases (or P/E cy-
cles), the voltage drift (charge loss) accelerates. To enable data in-
tegrity for long time, vendors specify a guaranteed retention times
(e.g., 10 years) and endurance limit (e.g., 100K P/E cycles) for their
flash products.
3 RETENTION RELAXATION FOR LIFETIME
ENHANCEMENT
SLC flash products normally guarantee one long-term retention du-
ration throughout the whole flash lifetime. Such a long-term relia-
bility requirement is critical, when a flash-based SSD is used as a
main I/O storage and a replacement for hard disk drives. However,
when employing SSD in the intermediate layers of a storage system
(e.g., as the SCMwhich is the focus of this work), such a long reten-
tion time guarantee can be an overkill. Hence, if the retention time
guarantee could be relaxed under a specific condition, one could
have an opportunity to improve other system requirements such as
performance and endurance without least concern about the data
loss.
Relaxing the guaranteed retention time has been explored in var-
ious kinds of non-volatile memories [18, 36]. Some prior works
exploited retention relaxation for improving the write performance
of flash memories [26, 33]. The principle behind most of these
works is to form the threshold voltage less accurately, and by do-
ing so, they would reduce the number of loops in the ISPP process
– that would reduce (improve) the device program time. In this
work, however, we leverage retention time relaxation for enhancing
the lifetime of SLC flash memories in an SCM. To the best of our
knowledge, this paper is among the first works that exploits reten-
tion time relaxation for lifetime enhancement in SLC SSDs. We
believe that our findings give insights to SSD developers for devel-
oping highly-reliable flash storage.
In the next three subsection, we introduce our mechanism by an-
swering the following questions:
(1) What is the distribution of data longevity values in a flash-
based SCM? Do all the data written into an SSD need the long
retention time guarantee of flash memory? (Section 3.1)
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Figure 2: (a) The ISPP write process for SLC programming; (b) A demonstration of changes in threshold voltage during ISPP; (c)
The case for data error because of threshold voltage drift.
(2) Is it practically possible to relax the guaranteed retention time
of a flash memory? What is the theory behind it? (Section 3.2)
(3) How can we exploit the retention relaxation for improving the
lifetime of flash memory? What kind of architectural and soft-
ware support is required to implement such a relaxation? (Sec-
tion 3.3)
3.1 Distribution of Data Longevity in I/O
Workloads
In a well-managed SCM-based memory hierarchy, we expect that
data blocks with short retention times get stored in the solid-state
part, while the other data blocks (i.e., those with long retention
times) will normally be kept in the HDD (at the lowest level of stor-
age hierarchy). To examine the distribution of data longevity (i.e.,
the time between two consecutive update of the data) in a typical
flash-based SSD, we configured a 64GB SSD (consisting of eight
8GB SLC flash chip). Details of the evaluated configuration and
its parameters are given later in Section 4.2. On this SSD, we ran
15 workloads from the MSR Cambridge suite [32]. The selected
workloads are write-intensive, as our interest is to investigate the
data longevity and improve the storage lifetime (read traffics do not
have an impact on SSD’s lifetime). Table 4 characterizes our work-
loads.
Figure 3 shows the cumulative distribution function (CDF) of
data longevity of I/O blocks stored in the SSD. For the I/O blocks
written once in a workload, we set their data longevity to the max-
imum (e.g., 10 years) and assume that we are not allowed to re-
lax the retention time for them. One can observe from this figure
that, for all the examined workloads, a large portion of the written
data blocks have a short longevity in the range of few minutes, few
hours or few days. Specifically, the 95th-percentile of I/O blocks
written in prxy_0 have a longevity of 3 minutes; it is 10 minutes
for proj_0; 1 hour for src1_2; 10 hours for hm_0, mds_0, src2_0,
usr_0, web_0 and wdev_0; 1 day for prn_0, prn_1 and web_1; and
10 days for wdev_2.
To sum up, a majority of data blocks (95th percentile) in all
our examined workloads are frequently-updated; hence they do not
need such a long retention time guarantee (up to 10 years) provided
by the commercial SLC flash memories. In contrast, a small frac-
tion of the write data need a retention time larger than 10 days (the
percentage varies between 1% to 10% across our workloads). Us-
ing these characteristics of our workloads, the next section demon-
strates how one can trade off the short retention times for a pro-
longed storage lifetime.
We note that reading from a flash cell multiple times may af-
fect its voltage level and reduce its retention time. However, the
probability of data disturbance due to the intensive reads is quite
low (e.g., less than 0.01% in [6]). Moreover, we observed that our
workloads do not exhibit such excess reads on data. Therefore, read
disturbance is not a big issue in a retention-relaxed flash cell and the
focus of our work is retention times related to data longevity.
3.2 Retention Time Relaxation for NAND Flash
To relax the retention time in flash memory, we first need to inves-
tigate how long the threshold voltage drifts due to the charge loss.
Some prior work have shown that the voltage drift of a flash device
is affected by multiple parameters including the initial threshold
voltage, the current device wear-out level (in P/E cycles), and the
fabrication technology. Pan et al. [33] proposed a detailed model
of the voltage drift distance (Ddri f t ) for NAND flash memory. We
simplify this model by considering the critical factors as below and
use it for our model throughout this work:
Ddri f t = Kscale×NPE × ln
(
1+TRT
)
, (1)
where NPE and TRT are the number of P/E cycles the cell (block)
experienced and the retention time in hour, respectively. Kscale is a
device-specific constant.
Being aware of the voltage drift behavior, we can reduce the
“voltage guard” between the two states by shifting the threshold
voltage of the program state (S2 in Figure 1) to the left. By doing
so, we can decrease (relax) the retention time. An example of this
process is given in Figure 4. Figures 4a shows the baseline SLC
NAND flash, in which there is a large voltage guard between two
states and a long retention time (e.g., 10 years) is guaranteed. Fig-
ure 4b shows the case where, by shifting the program state (S2) to
the left, we could achieve smaller voltage guard between the two
states, which results in shorter retention time compared to the base-
line. In this figure, the new program state is named as IS-1 (inter-
mediate state).
Achieving a program state with lower threshold voltage (like
IS-1 in Figure 4b) is easy in flash memory – we need to tune
the ISPP’s parameter (i.e., duration and/or amplitude of each pulse)
such that we can program the cell to the new threshold voltage level.
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Figure 3: The CDF of data longevity for I/O blocks in 15 write-intensive workloads taken from the MSR Cambridge suite.
ISPP controller is a programmable circuit inside a flash chip; that is,
it can give appropriate commands to the flash chip to program pulse
duration and/or amplitude of the ISPP pulses. Note that we want to
keep the program latency of a retention-time-relaxed flash memory
(e.g., Figure 4b) same as in the conventional SLC memory (Figure
4a). Thus, we should keep overall duration of the ISPP process (i.e.,
sum of duration of all pulses) identical in both designs. To achieve
this goal, we assume that the number of pulses and duration of a
pulse are fixed and same as the baseline, and they work with VISPP.
In the baseline, the voltage step (difference between amplitude of
two consecutive pulses) is set to large values, i.e., the cell receives
large charges at each step, which helps us reach S2 in Figure 4a
very quickly. If we use this large voltage step for programming a
retention-time-relaxed cell, it is very likely that we jump over the
intermediate threshold voltage. Intuitively, to have fine-grain thresh-
old voltage jumps in our design while the number of pulses is fixed,
we need to keep the voltage steps smaller than the baseline.
3.3 Trading-off Retention Time for Higher
Lifetime of SLC Flash
The discussion in Section 3.1 reveals that, on the one hand, the data
longevity of the written data blocks into SSD (as SCM) is mostly
limited to few minutes, few hours or few days in the transactional
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Figure 4: (a) conventional SLC with PWE of “1”; (b), (c) and
(d) our D-SLC with a PWE of “3”.
and enterprise applications, i.e., much shorter than 10 years pro-
vided by the current flash products. On the other hand, we showed
that it is possible to relax the retention time guarantee of flash mem-
ory by calibrating the voltage guard and the ISPP parameters (Sec-
tion 3.2). In this section, we propose a novel mechanism and show
how retention time relaxation can be exploited for achieving longer
lifetime in flash memories. We start by defining a new metric for
lifetime analysis that helps us describe our proposal more clearly.
3.3.1 Page Write per Erase cycle (PWE) Metric. We define the
term “page writes per erase cycle” (PWE) as the maximum number
of logical pages stored in one physical page during one P/E (erase)
cycle. The conventional SLC flash memory stores one bit data in
each cell during each erase cycle, and hence, its PWE is one.
If one can write more than one bit during an erase cycle, and
hence increase the PWE, the device stores a larger amount of data
during its whole lifetime, or in other words, the device lifetime gets
improved (i.e., 50K P/Es for an SLC flash memory in our setting).
The increase in the number of writes in an erase cycle does not
accelerate the cell wear-out, due to two reasons [23, 31]. First, the
total amount of electrons that go in and out of a cell in an erase
cycle determines the cell wear-out. Second, the amount of electrons
that pass through a cell in an erase cycle is limited, no matter how
many writes are applied. Note also that increasing PWE of an SLC
device does not necessarily mean that it stores more than one bit
information at each moment – the device is still SLC (single bit
storage at each given time); rather, it means that the device does not
need to be erased before reprogramming it. Our main objective is
to enhance the SLC flash lifetime by increasing its PWE to values
higher than one.
3.3.2 Overview of the Proposed Mechanism. Figure 4 shows a
high-level view of our proposed design versus the conventional SLC
flash memory. The conventional SLC flash cell (shown in Figure 4a)
has two states: S1 or the erase state (value “1’), and S2 (value “0”).
There is a large voltage gap between these two states, which results
in a very long retention time (10 years in this example). This cell
stores one bit at each time and reprogramming it requires first eras-
ing it. Thus, during each erase cycle, it stores one bit – its PWE is
one.
Figure 4b shows the initial state of our proposed SLC flash de-
sign. Similar to the conventional design, it has two states: S1 (value
“1”) and IS-1 (value “0”). However, the voltage gap between these
two states is small, and hence the device retention time is relaxed
to smaller durations (say few minutes, few hours or few days). In
contrast to the conventional SLC, in our proposed design, we do
not need to erase the cell before reprogramming. Instead, when the
current values gets invalid, the cell can store the new value by us-
ing higher voltage values. For example, as shown in Figure 4c, the
new binary states are IS-1 and IS-2, representing the new binary
values “1” and “0”, respectively. As before, the cell stores one bit
data at each time (similar to the baseline SLC) and also, the voltage
distribution of the new binary states (IS-1 and IS-2) is calibrated
for short retention time. Repeating this procedure, the device stores
one more bit in the cell by programming it into states IS-2 and S2
for binary values “1” and “0”, respectively. As this example demon-
strates, by calibrating the voltage states in an SLC device and hav-
ing two intermediate states IS-1 and IS-2, one can store three bits
(one bit at each time) in one cell before erasing it. This increases the
PWE of the SLC flash from one in conventional design to three in
this example, which directly translates to a longer device lifetime.
We want to emphasize two points. First, a few prior works [12,
28] have experimentally demonstrated that we can gradually in-
crease the threshold voltage of a cell by repeating the process of
electron injection. Second, achieving higher lifetime is not free
in this approach. In fact, one would need to adjust/program the
ISPP’s parameters to take advantage of the intermediate states – that
would increase the controller’s complexity (even though it is not
that much). As discussed in Section 3.2, to keep the write perfor-
mance of our design similar to that of the baseline SLC, we do not
touch the number of pulses and duration of each pulse in ISPP with
respect to the baseline. Thus, the only overhead of such a design
is related to adjusting the voltage steps between the ISPP pulses.
The other cost of this design is the need for some changes at FTL’s
page/block’s status management as well as garbage collection. We
describe changes at FTL in Section 3.3.4.
In short, the proposed mechanism, namedDense-SLC orD-SLC,
archives a longer lifetime compared to the conventional design by
exploiting the relaxed retention time. The only potential problem
with D-SLC is that it may increase the number of page migrations
inside the SSD. Indeed, if the written value at each round has a
longevity longer than the device retention time (now relaxed to few
minutes for example), we need to move it to another location to
avoid data loss. In the following, we describe the required changes
at the FTL and SSD controller that help to get most of the potential
benefits of D-SLC while avoiding the potential overheads related to
unwanted page migrations.
3.3.3 DetailedDesign ofD-SLC. The D-SLC flash design is highly
scalable, i.e., by controlling the ISPP parameters and calibrating
distribution of the voltage states, it is possible to increase the num-
ber of voltage states in D-SLC and hence enhance its PWE. How-
ever, this is not always beneficial since, by increasing the number
of states, either a more accurate write mechanism (or finer-grain
ISPP) is required or the inter-state voltage gap is reduced. The for-
mer increases the controller’s complexity (or write latency if we do
not want to keep the D-SLC’s performance similar to the baseline
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Table 1: Classification of I/O blocks in the studied workloads
based on their longevity.
Percentage of I/O Blocks (%)
Name ≤1Hour 1Hour∼10Hours 10Hours∼3Days ≥3Days
hm 0 59.8 33.7 6.4 0.1
prn 0 73.3 21.9 4.8 0
prn 1 59.3 33.3 7.4 0
proj 0 96.7 2.7 0.5 0.1
prxy 0 96.1 3.1 0.7 0.1
mds 0 66.4 29.6 3.6 0.4
src1 2 87.9 7.9 4.1 0.1
src2 0 72.5 23.3 4.0 0.2
stg 0 62.8 35.1 2.0 0.1
usr 0 72.9 21.9 4.8 0.4
web 0 62.7 28.7 8.4 0.2
web 1 48.3 24.0 27.7 0
wdev 0 62.3 33.7 3.4 0.6
wdev 2 23.7 48.8 27.5 0
rsrch 0 79.7 20.3 0 0
SLC). And, the latter results in an exponential decrease in device
retention time which in turn increases the number unwanted page
migrations.
In order to provide sufficient retention time for the majority of
I/O blocks while keeping the PWE level of D-SLC high, we make
use of the data longevity characterization presented in Section 3.1
and the drift model in Section 3.2 for the threshold voltage calibra-
tion in D-SLC. We categorize the I/O blocks of each workload into
four groups based on their longevity (or retention time): longevity
of a block is either less than 1 hour, between 1 hour and 10 hours,
between 10 hours and 3 days, or more than 3 days. For the I/O
blocks which are only written once in a workload during the exam-
ined duration, we assume the maximum longevity and they belong
to the last group (i.e., that with longevity larger than 3 days). Table 1
reports the ratio of the I/O blocks belonging to the four retention
time categories.
We determine the voltage threshold distribution in an SLC flash
by using the drift model in Section 3.2 with two optimization goals.
First, we want to increase the PWE of the SLC flash for each data
longevity category in Table 1 during the entire lifetime of the de-
vice. Second, we want to keep the performance of our SLC design
close to that of the conventional SLC. By assuming a fixed duration
for each pulse in ISPP, we determine VISPP to keep the number of
ISPP loops close to that of the baseline SLC. Following these op-
timization goals, Table 2 reports the number of voltage states used
for storing I/O blocks of our four longevity categories during the
entire lifetime of the device. Similar to the baseline, the block’s
endurance limit is 50K P/Es.
In this study, we limit our calculation to three modes for each
cell: it is either in the 2-state mode (i.e., exactly same as the conven-
tional SLC), 4-state mode (i.e., shown by the example in Figure 2),
or 8-state mode (i.e., it has 6 tightly-arranged intermediate states).
The 8-state mode has the shortest retention time and very suitable
for storing data values with short longevity (like those with “less
than an hour longevity”). The 2-state mode has the longest reten-
tion time and suitable for data values with long longevity (like those
Table 2: Block state mode assignment (2, 4, and 8-state mode)
for different I/O retention times as a function of the block age
(i.e., the number of erases a block experiences).
Retention Block Age (Number of Erases to the Block)
Time 0∼10K 10∼20K 20∼30K 30∼40K 40∼50K
≤1Hour 8 8 8 8 8
1∼10Hours 8 8 8 4 4
10Hours∼3Days 4 4 4 2 2
≥3Days 2 2 2 2 2
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Figure 5: Block allocation examples; DSLC-FTL maintains
three different active blocks, and write (update) data is stored
in one of these. For mis-assigned data, the data scrubbingmech-
anism moves them to a safer block.
with “greater than 3 days longevity”). The 4-state mode has a mod-
erate retention time and is mostly used for values with “10 hours to
3 days longevity”. One can observe form this table that, as the de-
vice wears out, the drift rate increases and we need to decrease the
device state to lower levels to avoid (unwanted) migrations. As an
example, this behavior happens for I/O blocks with a longevity of
“1–10 hours” that are targeted to 8-state mode in early cycles of the
device lifetime, but later are targeted to 4-state mode for P/E cycles
larger than 30K.
We use the three modes described above for our FTL design and
main evaluation results. We later analyze the sensitivity of the D-
SLC’s efficiency to different parameters including the number of
voltage states.
3.3.4 FTL Design for D-SLC Support. FTL has three main re-
sponsibilities (see Section 2): address mapping, garbage collection,
and wear-leveling. To support D-SLC in an SSD, two changes are
required at the FTL – the block allocation algorithm needs to be
modified to enable multiple blocks/pages with different modes, and
the garbage collection algorithm needs to be redesigned to enable
reprogramming a page without erasing that. The new FTL is called
DSLC-FTL. We describe the modifications to DSLC-FTL for D-
SLC with three modes (2-state, 4-state, and 8-state modes). How-
ever, our methodology is general and can be applied to D-SLC with
a different mode configuration.
Block Allocation in DSLC-FTL: Due to the limitations of the
write and erase operations, all cells in a single page and all pages
in a single block have to be in the same mode in D-SLC. Thus, as
opposed to the conventional SLCs that have two block types (clean
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or used) at each time, D-SLC has four block types in a flash chip
– each block is either clean (or empty), a 2-state mode, a 4-state
mode, or a 8-state mode block. Also, at each time, D-SLC has three
active blocks and active write points corresponding to the three state
modes it has. Figure 5 shows the block allocation algorithm used
in DSLC-FTL. On arrival of a new I/O block, the FTL assumes that
it will have a short longevity and maps it to the 8-state mode active
block ( 1 ). The heuristic behind this assumption is that, as shown
in Table 1, a majority of the written data have “less than one hour”
longevity which, irrespective of device wear-out level, is always
mapped to 8-state mode based on mode-assignment in Table 2. If
this I/O block gets updated in less than an hour, i,e., the retention
time of a 8-state mode block, the new update is also allocated in
the (current) 8-state mode active block ( 2 ); so we do not change
the block mode, as its history admits its short data longevity. Oth-
erwise, on expiration of the block’s retention time, we read its all
valid pages and migrate them to the 4-state mode active block ( 3 );
so the controller downgrades mode of these pages/blocks because
of retention time violation. We call this mechanism data scrubbing
and implemented it in our DSLC-FTL. We follow the same proce-
dure for the I/O blocks mapped to 4-state mode: if their updates
come before 4-state mode expiration, we keep rewriting them in the
(current) 4-state mode active block ( 4 ); otherwise, on expiration of
the block’s retention time, we move its all valid pages to the 2-state
mode active block by invoking data scrubbing ( 5 ). The I/O data in
2-state mode block always remains in this mode ( 6 ).
This simple heuristic is easy to implement – it needs two minor
changes at the FTL metadata.
(1) FTL needs keep the retention time information at block granu-
larity (instead of page granularity). Indeed, when the first page
is allocated to a block, FTL records the clock tic for that block,
and periodically monitors it for expiration.
(2) FTL also needs 2-bit information per each block to indicate its
status: “00” for the clean mode, “01” for the 2-state mode, “10”
for the 4-state mode, and “11” for the 8-state mode.
Finally, we note that (i) this configuration gives the maximum
flexibility to DSLC-FTL and allows to write any incoming page into
either of the blocks, depending on its data longevity, and (ii) we can
employ a retention time predictor (like the one proposed in [27]) to
avoid the data scrubbing cost. However, we found that such mecha-
nism brings a negligible lifetime gain and the data scrubbing in our
scheme imposes a very small overhead, as will be discussed in Sec-
tion 5.4. Accordingly, the current version of D-SLC exploits data
scrubbing, instead of a retention-time predictor.
Garbage Collection in DSLC-FTL: We now describe the garbage
collection procedure employed for a 4-state mode block, as an ex-
ample, in D-SLC. This mechanism can be generalized to other modes
as well. The diagram in Figure 6 depicts the life-cycle of a 4-state
mode block. At any given time, a block can be in one of the four
states:
(1) Clean: A block is initially clean or empty. All pages are erased.
(2) Round1: Starting with a clean block, at this state, we write data
into the pages of the block in an in-order fashion (i.e., page i+1
has to be written after page i). In this state, we use two first
states, i.e., the states S1 and IS-1, for writing one bit data in
each cell.
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Figure 6: The state diagram of a 4-state mode block. The tran-
sition between any two state modes is performed by a GC invo-
cation.
(3) Round2: When all the pages in a block are used up in Round1,
the block state is changed to Round2 and we store one new page
in the target page frame. Again, due to the constraint imposed
by the in-order page writes in a block, the next three following
actions have to be sequentially applied: (1) All valid pages,
programmed in Round1, have to be relocated to elsewhere; (2)
We apply dummy write pulses to all page frames to change
their voltage states to IS-1 (pseudo-erase state for Round2) –
so, all the pages (cells) in the block will have the state IS-1;
and (3) We start the second round by using two intermediate
states (IS-1 and IS-2). The writes are again performed in an
in-order fashion.
(4) Round3: When all the pages in a block are used up in Round2,
the block state is changed to Round3 by following a procedure
very similar to what described for Round1 to Round2 transition.
The only difference is that, during Round3, FTL uses two last
states (IS-2 and S2) for writing one new data.
Here are some salient points to keep in mind about this block
diagram:
• Dummy write is the process during which all cells in all pages
of a block are initialized to the state “1” in Round2. In fact,
when the controller decides to change the status of a block from
Round1 to Round2, it needs to make sure that all the cells in
the block have the state IS-1 (i.e., like erase state for Round2).
Implementing dummy write is easy – at the end of Round1, if
the content of a cell is “1” (S1), the controller writes into the cell
to make its state IS-1; otherwise, i.e. the cell’s content is “0”
(IS-1), no action is required.
The same procedure (dummy write) applies at the end of Round2,
in order to make sure that all cells have the state IS-2 (i.e., like
erase state for Round3).
• Changing the block status from Round1 to Round2 and Round2
to Round3 is carried out by garbage collection (GC). This is be-
cause we need to move all valid pages to elsewhere, prior to ap-
plying our dummy writes. However, in these cases, we do not
erase the block.
• When all the pages of a block in Round3 are used up, we invoke
a normal GC in order to erase the block (making it ready for
Round1 programming).
• D-SLC can work with any GC algorithm available for flash mem-
ories; however, the GC select algorithm has to be changed. When
FTL invokes GC, it chooses one of the already-used blocks, re-
gardless of its current state (i.e., the selected block can be either
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Table 3: Configuration of the SLC NAND flash SSD in the base-
line SCM.
SSD 64GB capacity, eight 8GB SLC NAND flash chips [30]
Flash chip 8192 blocks per chip, 128 pages per block, 8KB pages,
block endurance of 50K P/E cycles
Timing
parameters
35us for page read, 350us for page write, 1.5ms for
block erase, 200MB/sec data transfer rate of the chip.
FTL GREEDY garbage collection, and round-robin policy
for block allocation.
in Round1, Round2 or Round3). After moving the valid pages of
the victim block, FTL applies an erase pulse (if the current state
is Round3) or a dummy write (if the current state is Round1 or
Round2). So, we do not distinguish among the blocks in Round1,
Round2 and Round3 during the victim block selection.
4 EVALUATIONMETHODOLOGY
4.1 Evaluation Framework
We used DiskSim simulator [3] with the SSD extensions by Mi-
crosoft [1] to model a SLC-based SSD as an SCM. This simulator
is highly-parametrized and modularized which enables us configure
various parameters including the number of flash chips, the flash in-
ternal components (i.e., the number of blocks, the number of pages
in a block, and page size), and different timing values (i.e., page
read and write latencies, block erase time, and data transfer time
in/out of the flash chip).
On top of the DiskSim+SSD simulator2, we added one function
(data scrubbing) and modified two existing functions (block alloca-
tion and garbage collection) for D-SLC and its FTL implementa-
tion.
• The data scrubbing function implements the data scrubbing mech-
anism (i.e., when the retention time of a block is expired, valid
pages in it, if any, are moved to a new block).
• The block allocation algorithm is modified to (i) support and
maintain multiple active blocks for each flash chip in D-SLC, and
(ii) implement the block allocation algorithm in Section 3.3.4.
• The garbage collection algorithm is also modified to support our
multiple-round GC policy in Section 3.3.4.
4.2 Configuration of the Baseline System
Table 3 gives the details of the baseline SSD configuration. It is a
64GB SSD with eight 8GB SLC flash chips. The flash memory pa-
rameters are taken from a modern Micron device [30] – each chip
has 8K blocks, each block has 128 pages and each page is 8KB. The
read, write and erase latencies are 35 microseconds, 230 microsec-
onds, and 1.5 milliseconds, respectively. The block endurance is
50K P/E cycles. We also assume that its FTL uses GREEDY algo-
rithm [5] for victim block selection during garbage collection, and
the chip-level allocation strategy is static [19].
2Our analysis and reported results in this paper are based on simulation. As a part of
future work, we plan to have a more realistic implementation of D-SLC and D-SLC-
FTL by using OpenNVM [40].
Table 4: Important characteristics of our workloads.
Name Description Write Write Read
Ratio (%) Size (KB) Size (KB)
hm 0 Hardware monitoring 64.5 7.4 8.3
prn 0 Print server 89.2 22.8 9.7
prn 1 Print server 24.7 22.5 11.7
proj 0 Project directories 87.5 17.8 40.9
prxy 0 Firewall/web proxy 96.9 8.3 4.6
mds 0 Media server 88.1 23.7 7.2
src1 2 Source control 74.6 19.1 32.5
src2 0 Source control 88.7 8.1 7.1
stg 0 Web staging 84.8 24.9 9.2
usr 0 User home directories 59.6 40.9 10.3
web 0 Web/SQL server 70.1 29.9 8.6
web 1 Web/SQL server 45.9 45.9 9.2
wdev 0 Test web server 79.9 12.6 8.2
wdev 2 Test web server 99.9 6.1 8.1
rsrch 0 Research projects 90.7 10.9 8.7
4.3 Workloads
We use the I/O traces provided in the MSR Cambridge suite [32].
These I/O traces are collected from different transactional and en-
terprise applications (or different disk volumes in a system running
one single application) running multiple consecutive days, which al-
lows us capture the longevity of I/O blocks for long time durations.
Among the 36 traces in this benchmark suite, we used 15 traces for
our evaluations. Our workloads are listed in Table 4 (different in-
dices refer to different volumes of the same application). The 21
excluded traces are either read-intensive (write ratio less than 20%)
where lifetime of the baseline SSD is not a concern (the endurance
enhancement is the main goal of our technique), or many blocks in
them are accessed once during the trace collection time (that is one
week in these traces). Table 4 gives the important characteristics of
the studied workloads in terms of the write ratio, average write re-
quest size, and average read request size (note that Table 1 reports
the retention time categorization of data blocks in these workloads).
4.4 Evaluated Systems
We evaluated and compared the results of three systems:
(1) Baseline: This uses the conventional 2-state mode for all blocks.
(2) D-SLC: This uses the proposed D-SLC technique with three
state modes for the blocks (i.e., 2-state mode, 4-state mode, or
8-state mode). It also uses DSLC-FTL for flash management,
which includes necessary functions to implement the scrubbing
mechanism, block allocation and garbage collection in D-SLC.
As explained before, we assume that D-SLC’s read and write
latencies in all the block modes are comparable to those in the
baseline SLC (and hence performance optimization is not an
objective in this analysis).
(3) Oracle-D-SLC: This system is mostly similar to the D-SLC
and uses all DSLC-FTL functionalities except its block allo-
cation algorithm. For block allocation, this system assumes
that retention time information for each incoming I/O block is
known ahead and hence it is allocated to the most suitable block
9
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Figure 7: Storage lifetimes of D-SLC and Oracle-D-SLC, normalized to that of the baseline SLC.
mode. Doing this, Oracle-D-SLC removes the need for scrub-
bing and, as a result, gives the upper limit of the lifetime and
performance improvement by D-SLC.
During our analysis, the results of the evaluated systems are nor-
malized to the baseline system for comparison.
4.5 Metrics
We use the following metrics for our evaluation:
(1) Lifetime: It refers to the lifespan of the SLC SSD system and
is measured as the total data volume (in KBs) written to it up
to the point that its all chips/blocks reach their endurance limit.
Under a fixed endurance limit, the more data written to an SSD,
the longer lifetime it has.
(2) PWE: Section 3.3.1 defines our PWE metric. Note that the
PWE of the conventional SLC is “1” during its entire lifetime.
However, the proposed D-SLC results in various PWE values
for each block during its lifetime (it can be “1”, “3” or “7” for
the 2-state, 4-state or 8-state modes, respectively).
(3) GC rate and GC cost: The GC rate refers to the average num-
ber of GC invocations in a time unit, and GC cost represents the
average execution time of a GC. The higher GC rate and cost
results in lower available bandwidth for normal I/O operations.
(4) Scrubbing rate and scrubbing cost: The scrubbing rate in-
dicates how often our data scrubbing mechanism is triggered
(i.e., the ratio of blocks on which the data scrubbing is actu-
ally triggered, as a fraction of the total number of blocks used).
The scrubbing cost is the average number of page migrations
required for each scrubbing initiation.
(5) Throughput: It is measured as the amount of data (in KBs)
read from or written to the SSD in a time unit.
5 EVALUATION RESULTS
5.1 Lifetime Enhancement
Figure 7 shows that the lifetimes of D-SLC and Oracle-D-SLC,
normalized to the baseline SLC. Compared to the baseline SLC,
D-SLC and Oracle-D-SLC increase the lifetime by 6.8x and 6.9x,
respectively. Exploiting short retention times in workloads and in-
troducing multiple state modes (i.e., additional 4 and 8 state modes)
are quite effective in prolonging the storage lifespan. Specifically,
the significant increase in PWEs allows more and more data to be
written in the same P/E cycles, which is analyzed in Section 5.2.
Meanwhile, D-SLC achieves a lifetime improvement that is very
close (only 1.1% less) to that brought by Oracle-D-SLC. This im-
plies that D-SLC does not need frequent data scrubbing invocations.
(Section 5.4 provides an analysis on the data scrubbing overheads).
In the following sections, we analyze the behavior of the feasible
system (D-SLC) only.
Compared to the other workloads tested, web 1 andwdev 2 achieve
lower lifetime improvements (5.1x and 4.9x, respectively). Since
over 20% of their data have retention times between 10 hours and 3
days (see Table 1) and such block cannot be placed in blocks with
8-state mode (see Table 2), they miss the opportunity for further
increasing PWE and improving the storage lifetime. On the other
hand, proj 0 exhibits much higher lifetime enhancement than the
average. This impressive result is due to two factors: (1) over 96%
of their retention times are below one hour, thus allowing almost
all data to be stored in blocks with 8-state mode and maximizing
PWE/lifetime. (2) Maintaining multiple active blocks efficiently
separate highly-update data (with short retention times) from data
with long retention times in the workload, which reduces its GC
rate and cost. Note that the lower the GC rate/cost, the higher the
lifetime gain. Furthermore, prxy 0 with a similar distribution of re-
tention times cannot lead to such a high improvement, as it cannot
get the benefits of reducing the GC rate and cost. We discuss this in
more detail in Section 5.3.
5.2 PWE Analysis
The lifetime improvements brought by our scheme originate from
the increase in PWE. Figure 8 provides the PWE analysis, which is
the change in ratios of blocks with 2, 4, and 8 state-mode (whose
PWEs are 1, 3, and 7, respectively) as the storage ages. In general,
the larger the gray area (PWE=7), the more beneficial our scheme.
Note however that, we do not directly compare across different
workloads, since their lifespans in time (x-axis) are all different.
We can observe a few common characteristics across the traces:
• Thin red area along X-axis: Throughout the storage lifespan,
there are always a few blocks with 2-state mode due to two rea-
sons: (1) a few blocks with 2-state mode (including one of the
active blocks) are reserved to serve write data in need of a long
retention guarantee. In addition, (2) such blocks have a tendency
to maintain their mode (i.e., 2-state mode), as they are not likely
to get invalid and erased.
• Black/red cliffs around old ages: When the storage gets older,
the number of blocks whose PWE is “3” dramatically increases.
This is because the data whose retention times range from 1 to
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Figure 8: Percentages of blocks with 2, 4, and 8 states (whose PWEs are 1, 3, and 7, respectively) during the device lifespan.
10 hours should be stored in blocks with 4-state mode from 30K
P/Es, while they could be accommodated in 8-state mode blocks
in early ages (see Table 2). For the same reason, data whose re-
tention times are between 10 hours and 3 days need to be placed
in 2-state mode blocks instead of blocks with 4-state mode from
30K P/Es. This can be seen in web 1 and wdev 2.
• Laciniate black/red lines: The ratios of block with different
modes continue to change as time goes by. This indicates that
a block frequently changes its mode, when it is erased and allo-
cated as a new active block again. Thus, as the workload being
executed moves from one phase to another, the storage can adapt
to the change and adjust the ratios of blocks with different modes.
One can further see from Figures 8l and 8n, the reason why
web 1 and wdev 2 achieve relatively lowered lifetime enhancements.
Specifically, the percentages of blocks with black (PWE=3) and
red (PWE=1) stays relatively high throughout the whole lifetime.
This is because these workloads have a large portion (27%) of data
whose retention times are between 10 hours and 3 days and they
occupy blocks with 4 and 2-state mode.
5.3 GC Analysis
Figure 9 provides the GC frequencies and the GC costs, both of
which correctively analyze the GC overhead of D-SLC. Compared
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Table 5: The data scrubbing “rate” (percentage of blocks on which the data scrubbing is invoked) and “cost” (the number of valid
pages to be migrated per a block scrubbing).
Workload hm 0 prn 0 prn 1 proj 0 prxy 0 mds 0 src1 2
Scrub. Rate (%) 0.068 0.012 0.029 0.061 0.187 0.096 0.078
Scrub. Cost (cnt.) 26.01 25.56 26.12 27.88 20.74 16.51 12.89
src2 0 stg 0 usr 0 web 0 web 1 wdev 0 wdev 2 rsrch 0 AVG
0.076 0.021 0.045 0.086 0.109 0.063 0.097 0.028 0.071
13.14 23.42 25.45 26.13 21.11 19.19 25.87 33.49 22.83
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Figure 9: The numbers of GC invocations in 1M writes and the
costs of a GC invocation, normalized to the baseline SLC.
to the baseline SLC, our scheme decreases “the number of GC invo-
cations per one million writes” and “the cost per a GC invocation”
by 9.7% and 6.3%, on average. This small reduction in GC burdens
helps our scheme indirectly save the storage lifetime and bandwidth,
even though the effectiveness is not high.
This reduction in GC overheads comes from the isolation of hot
data (which are highly updated) from cold data with long retention
times. Note that our scheme provides multiple active blocks and
groups data with similar retention guarantee together in a single
block. Hence, when a GC is invoked, victim blocks (which are
blocks with 8 states in most cases) have a tendency to include rel-
atively fewer valid pages, since no data with long retention times
is placed in them. As a result, the number of page migrations (i.e.,
the cost per a GC invocation) decrease, and in turn, the new pages
are not wasted during the GC executions and the GC invocation fre-
quency (i.e., the number of GC invocations per one million writes)
is lowered.
The significant lifetime improvement in proj 0 results from the
largely-reduced GC overheads as well as its high PWEs. Surpris-
ingly, proj 0 drops “the number of GC invocations per one million
writes” and “the cost per a GC invocation” by 16% and 20%, re-
spectively. This indirect advance in lifetime helps proj 0 with our
scheme achieve a 8.7x of lifetime improvement, which is far be-
yond 7x when assuming all blocks whose PWE of “7” are used
throughout the storage lifespan. One might note that web 1 also
experiences a significantly-reduced GC overheads. Unfortunately,
this GC benefit does not lead to the high lifetime improvement (i.e.,
only 5.1x) in web 1. We want to emphasize that the lifetime en-
hancement in our scheme mainly comes from the increased PWEs
and this additional GC overhead reduction is a secondary advan-
tage.
5.4 Scrubbing Overhead Analysis
Table 5 presents the data scrubbing rate and cost, which collectively
represent the data scrubbing overhead. The data scrubbing rate
(“the percentage of blocks for which the data scrubbing is triggered
as a fraction of the total number of allocated blocks”) is quite low
(i.e., 0.071%, on average). Furthermore, the data scrubbing cost
(“the number of valid pages in a 128 page-block where the data
scrubbing is triggered”) is also low (i.e., 22.83 / 128 pages, on aver-
age). This low data scrubbing rate is because most of target blocks
are already erased when it comes to the deadline and there is no
need to act for such blocks. Note that most (page) data in a block are
invalidated before the deadline is reached, and such blocks where
most pages are invalidated are the best candidates for the GC. Even
though the target block is not erased and the data scrubbing is exe-
cuted, most of its data are already invalidated, which results in low
scrubbing costs.
Compared to other workloads, prxy 0 shows a relatively high
data scrubbing rate (0.187%), even though its cost is still low. It
is because the longevity of its data blocks vary. One can confirm
the impact of this high scrubbing rate from Figure 7; the lifetime
improvement of prxy 0 is lowered a bit, compared to Oracle-D-SLC
which is aware of the longevity of all data in advance. However, in
general, the scrubbing overhead is too small to severely hurt the
storage lifetime and bandwidth.
One might wonder why workloads likeweb 2 and wdev 1, where
a large portion of data have long longevity, would experience low
data scrubbing overheads. For these two workloads, a large frac-
tion of blocks have 1 hour to 3 days data longevity, and they are
written in the 8-state mode block at first. However, their scrub-
bing overheads are also very small. This is because, once they are
moved to 4-state or 2-state mode blocks by the scrubbing, the fol-
lowing updates on these blocks are written in the 4-state or 2-state
active blocks, after which there is no more scrubbing activities on
these data. Thus, the scrubbing overhead is not significant for these
workloads after the state changes happen.
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Figure 10: The storage throughput of D-SLC, normalized to the
baseline SLC.
5.5 Performance Analysis
Figure 10 shows the storage throughput results, which are compara-
ble to those of the baseline SLC. Some workloads experience im-
proved throughput, while others lose a bit of their performance;
overall, the storage throughput increases by 3% on average. The im-
portant parameters that shape the storage throughput in our scheme
are as follows:
• Device read/write latencies: If device latencies increase, stor-
age throughput decreases and vice versa. However, our scheme
provides read/write latencies close to the baseline SLC, as dis-
cussed in Section 3.2. So, we assume that device latencies do not
affect the throughput in our scheme.
• Garbage collection overhead: The higher the GC overhead, the
lower the storage throughput. As evaluated in Section 5.3, our
scheme reduces the GC overheads a bit; the saved bandwidth in
turn helps the storage throughput increase slightly.
• Data scrubbing overhead: This additional storage operation
consumes storage bandwidth and has a negative impact on stor-
age throughput. However, as discussed in Section 5.4, our scheme
does not frequently invoke the data scrubbing, which minimizes
the loss of the storage throughput.
Note that our scheme does not have an impact on other critical
parameters that might affect the storage performance. For exam-
ple, the degree of storage parallelization (how many I/O requests
the storage can process in parallel) and inter-arrival times (how
frequently I/O requests are submitted to the storage) remain un-
changed under our scheme and evaluation methodology.
6 SENSITIVITY ANALYSIS
The efficiency of the proposed D-SLC design can be influenced by
device parameters or configuration setup. To examine this, we per-
formed a series of sensitivity studies.
6.1 Different Voltage Drift Distances
6.1.1 Non-UniformDevice Characteristics. The voltage drift dis-
tance as a function of the retention time and the P/E cycles (dis-
cussed in Section 3.2) can be a little longer or shorter, depending on
the device characteristics. Specifically, it is affected by a wide vari-
ety of design factors (such as vendors, technology nodes, material-
level characteristics), which makes a need to evaluate our scheme
in different devices exhibiting varying drift patterns. Hence, in ad-
dition to the configuration evaluated in Section 5, we employ two
more devices by changing the scaling constant (K) of Equation 1.
The three evaluated systems in this experiment are as follows:
• Weak: In this device, the voltage state drifts longer under the
same P/E cycles and retention times. K is set to 5×10−4 .
• Normal: This is the configuration employed so far (Section 5).
The scaling constant K is set to 4×10−4 .
• Strong: The voltage state in this device drifts shorter under the
same P/E cycles and retention times (K is set to 3×10−4).
These three devices have different mappings of state modes to
their blocks for each pair of P/E cycles and retention times, which
are listed in Table 6. For example, Strong device can store data
whose retention times are between 1 and 10 hours in blocks with
8-state mode at any time (P/E cycle), whereas inWeak device, such
data should be placed only in blocks with 4-state mode after 10K
P/Es.
Table 6: Block state mode assignment (2, 4, or 8-state mode) for
different I/O retention times as a function of the block age in
Weak / Normal / Strong devices.
Retention Number of Erases to the Block
Time 0∼10K 10∼20K 20∼30K 30∼40K 40∼50K
≤1 Hour 8/8/8 8/8/8 8/8/8 8/8/8 8/8/8
1 ∼10 Hours 8/8/8 4/8/8 4/8/8 4/4/8 4/4/8
10 Hours ∼ 3 Days 4/4/8 4/4/4 2/4/4 2/2/4 2/2/4
≥ 3 Days 2/2/2 2/2/2 2/2/2 2/2/2 2/2/2
6.1.2 Eectiveness of Our Schemes under Dierent Devices. Fig-
ure 11 compares the lifetime improvements achieved by our scheme
in three different devices. As can be seen, our scheme brings more
lifetime improvements in stronger devices (where their voltage drifts
are shorter) than in weaker devices (whose voltage drifts are longer).
This is due to two main reasons:
• In all the devices, the inter-update times (retention times) of data
remain unchanged. Note that this is an attribute of the workloads,
regardless of device characteristics.
• In stronger devices, more and more data with the same retention
times can be stored in blocks with more states. For example, ac-
cording to Table 6, the Strong device allows data with retention
times between 10 hours and 3 days to be stored in blocks with 0
to 10K P/Es as 8-state modes, while such data should be accom-
modated in 4-state mode blocks until 10K P/Es in the Normal or
Weak devices.
The PWE analysis shows how our scheme increases PWE val-
ues as the target device becomes drift-resistant (i.e., stronger). As
a representative, Figures 12a, 12b, and 12c show the percentage of
blocks with 2, 4, and 8 states, when running web 1 in Weak, Nor-
mal, and Strong devices, respectively. (Note that the PWE analy-
sis for all other workloads can be referred in Appendix). One can
see from these figures that the ratios of blocks with 4 states (black
area) and with 2 states (red area) gradually decrease, as the drift
resistance increases from Weak to Strong devices. Specifically, the
Weak device needs blocks with 2 states to store data whose reten-
tion times range from 10 hours to 3 days from around 1,000K hours
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Figure 11: Lifetime improvement brought by our scheme in Weak, Normal, and Strong devices, normalized to the baseline SLC.
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Figure 12: Percentages of blocks with 2, 4, and 8 states, when running web 1 on Weak, Normal, and Strong devices.
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Figure 13: Percentages of blocks with 2, 4, and 8 states, when running prn 0 on Weak, Normal, and Strong devices.
(i.e., 20K P/Es), whereas such data require 2-state mode blocks af-
ter around 1,500K hours (i.e., 30K P/Es) in the Normal device. On
the other hand, no 2-state mode block is needed to store such data
in Strong device; no red cliff is observed in Figure 12c.
One might also observe that, in some workloads such as prn 0
and proj 0, the lifetime improvements stay quite low in theWeak de-
vice. This phenomenon of these workloads can be explained by the
PWE analysis. Figures 13a, 13b, and 13c show the percentage of
blocks with three different states when executing prn 0, a represen-
tative of such workloads, in the Weak, Normal, and Strong devices,
respectively. The ratio of blocks with 4 states is very low in the
Normal device, and it is almost removed in the Strong device. In
contrast, the percentage of 4-state mode blocks largely increases in
the Weak device; the black area in Figure 13a appears remarkably.
Table 7: The assignment of state modes (2, 4, 5, 6, or 8-state
mode) to blocks in our schemes supporting 2/3/4/5 modes.
Retention Number of Erases to the Block
Time 0∼10K 10∼20K 20∼30K 30∼40K 40∼50K
≤1 Hour 8/8/8/8 8/8/8/8 8/8/8/8 8/8/8/8 8/8/8/8
1 ∼10 Hours 8/8/8/8 8/8/8/8 8/8/8/8 2/4/5/6 2/4/5/6
10 Hours∼3 Days 2/4/5/6 2/4/5/5 2/4/4/4 2/2/2/2 2/2/2/2
≥ 3 Days 2/2/2/2 2/2/2/2 2/2/2/2 2/2/2/2 2/2/2/2
It is because the data whose retention times range 1 to 10 hours
need 4-state mode blocks so early (i.e., after 10K P/Es), while such
data need them after 30K P/Es in the Normal device and none of
them throughout the lifespan in the Strong device.
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Figure 14: Lifetime improvement brought by device under
varying numbers of states, normalized to the baseline SLC.
6.2 Different Numbers of State Modes
6.2.1 Varying theGranularity of Our Scheme. So far, our scheme
has employed “three” different modes, which are 2, 4, and 8-state
modes. However, one might want to manage voltage drifts at finer
granularities by employing additional modes such as 5 and 6-state
modes. Thus, we also evaluate our scheme supporting different
numbers of state modes. In particular, we compare the following
four systems:
• 2-Mode: It adds one additional mode (8-state) to the baseline
SLC; so, this system has two modes (2 and 8-state modes).
• 3-Mode: This system is what we considered throughout the pa-
per, which has three state modes (2, 4, and 8-state modes).
• 4-Mode: One more state mode is added to the Mode-3, which
has four state modes (2, 4, 5, and 8-state modes).
• 5-Mode: Managing voltage drift more precisely, it supports five
different modes (2, 4, 5, 6, and 8-state modes).
Increasing the number of supporting modes changes the mapping
of their state modes to blocks. Table 7 provides the different map-
pings of state modes to their blocks for each pair of P/E cycles and
retention times in the four evaluated systems.
6.2.2 Eectiveness of Our Schemes under Varying Granularities.
In general, the more voltage states, the longer the device lifetime.
However, some workloads significantly benefit from increasing the
number of modes, while the lifetime gain is negligible in others.
Figure 14 shows the lifetime improvement achieved by the 2-Mode,
3-Mode, 4-Mode, and 5-Mode devices in four representative work-
loads, which are categorized into two groups. (the results for all
others are shown in Appendix).
• Low-beneficial workloads: As shown in Figure 14a, workloads
in this category (e.g., prxy 0, src1 2) benefit less (or negligible)
from the increasing number of modes. It is because majority re-
tention times in these workloads are below 10 hours, while the
difference among the 2, 3, 4, and 5-Mode devices is the assign-
ment of different voltage modes (2, 4, 5, and 6-state mode, re-
spectively) to blocks whose P/Es are between 30K and 50K (see
the last two mapping of the second row in Table 7).
• High-beneficial workloads: For workloads in this group (e.g.,
web 1, wdev 2), increasing the number of supporting modes leads
to a significant device lifetime improvement (see Figure 14b).
These workloads include a large amount of data whose retention
times are between 10 hours and 3 days, which can be placed
in blocks with finer-granularity state modes such as 6 and 5-
state mode in the 4-Mode/5-Mode devices. In contrast, in the
2-Mode/3-Mode devices, such data are accommodated in blocks
with 2 and 4-state mode. (compare the third row of Table 7).
The PWE analysis shown in Figure 15 illustrates why a low-
beneficial workload (src1 2) cannot fully draw the full potential of
increasing the number of modes, whereas Figure 16 illustrates how
a high-beneficial workload (wdev 2) experiences a significantly-increased
lifespan by supporting more modes. In src1 2, the cliff at the latter
of its lifespan represents that the blocks “where data whose reten-
tion times range from 1 to 10 hours are stored” change their modes,
when their P/E cycles go beyond 30K. Such data can use blocks
with 2 (red), 4 (black), 5 (yellow), and 6 (purple) states in the 2-
Mode, 3-Mode, 4-Mode, and 5-Mode devices, respectively. Conse-
quently, these small differences do not results in a significant life-
time gain. In contrast, wdev 2 includes a lot of data whose retention
times are between 10 hours and 3 days, and such data can be stored
in blocks with more states (or higher PWEs) in early P/E cycles
(i.e., from 0 to 30K) in the 4-Mode and 5-Mode devices. As a re-
sult, one can observe from the 5-Mode device (Figure 16d) that the
20% of total blocks gradually change their modes (i.e., red, black,
yellow, and purple areas) throughout the device lifespan, which re-
sults in much higher PWEs, compared to the continuous low and
unchanged PWE (i.e., “1”) for the same blocks in the 2-Mode de-
vice (see the red area in Figure 16a).
7 RELATEDWORK
Retention time relaxation has been considered as an attractive opti-
mization option for flash memories. Prior work exploit this capabil-
ity for different purposes and design trade-offs. We categorize the
related works in two groups:
(1) Using retention time relaxation for enhancing write perfor-
mance [26, 33]: The flash write latency based on the ISPP [37]
is mainly determined by two components, namely, (i) the num-
ber of ISPP loops and (ii) staircase-up amplitude. In practice,
storing data for long retention times needs a number of ISPP
loops (and in turn a long write latency) by forming the thresh-
old voltage in the exact ranges. Instead, the works in this group
attempt to reduce the number of ISPP (and the write latency)
by placing the target threshold less-accurately. Note that our D-
SLC targets lifetime enhancements and tries to keep the write
latency similar or very close to the baseline SLC (by keeping
the number of ISPP pulses and pulse’ durations similar to the
baseline).
(2) Using retention time relaxation for enhancing flash lifetime [27]:
Similar to D-SLC, WARM [27] optimizes flash lifetime by tak-
ing advantage of retention relaxation. However, there are sub-
stantial differences between the two approaches. WARM be-
gins with a retention-relaxed flash memory which employs re-
fresh mechanism to avoid data loss. Motivated by the high over-
head of refresh for hot data (i.e., those with longevity less than
the refresh period), they propose an algorithm for hot data de-
tection and design separate pools of hot and cold blocks for the
efficient refresh management. In contrast, D-SLC is a generic
design and the baseline should not necessarily be a retention-
relaxed flash nor a flash with the refresh support. Furthermore,
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Figure 15: Percentages of blocks with different states, when running src1 2 in 2-Mode, 3-Mode, 4-Mode, and 5-Mode devices.
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Figure 16: Percentages of blocks with different states, when running wdev 2 in 2-Mode, 3-Mode, 4-Mode, and 5-Mode devices.
instead of employing an algorithm to estimate the data longevity,
D-SLC includes a heuristic mechanism (based on data scrub-
bing), which is able to put data with similar data longevity his-
tory in the same block. More importantly, D-SLC writes multi-
ple bits into a cell during one erase cycle, while WARM allows
just a single-bit write in each erase cycle (as the baseline SLC
does). Note that D-SLC improves the lifetime by increasing
PWE, whereas WARM (still keeping the PWE one) achieves
it by removing unnecessary refreshes. Therefore, D-SLC and
WARM can be combined for further lifetime improvement.
8 CONCLUSIONS
Despite the advances in non-volatile memory technologies, flash-
based SCMs are still widely used by commercial computing sys-
tems, ranging from laptop to desktop to enterprise systems, to hide
the performance-cost gap between DRAM and HDD. However, the
limited endurance seems to be the main issue for flash-based SCMs,
and is the target of our design and optimization in this paper. Specif-
ically, we make three main contributions in this paper: First, by
quantifying data longevity in an SCM, we show that a majority of
the data stored in a solid-state SCM do not require long retention
times provided by flash memory. Second, by relaxing the guaran-
teed retention time, we propose a novel mechanism, named Dense-
SLC (D-SLC), which enables us perform multiple writes into a cell
during each erase cycle for lifetime extension. Third, we discuss
the required changes in the FTL in order to exploit these character-
istics for extending the lifetime of solid-state part of an SCM. Us-
ing an extensive simulation-based analysis of a flash-based SCM,
we demonstrate that our proposed D-SLC is able to significantly
improve device lifetime (between 5.1× and 8.6×) with no perfor-
mance overhead and also very small changes in the FTL software.
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